<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
		>
<channel>
	<title>Comments on: SRC reconfigurable processors come to AMD</title>
	<atom:link href="http://insidehpc.com/2007/06/19/src-reconfigurable-processors-come-to-amd/feed/" rel="self" type="application/rss+xml" />
	<link>http://insidehpc.com/2007/06/19/src-reconfigurable-processors-come-to-amd/</link>
	<description>HPC News Without the Noise for Supercomputing Professionals &#124; insideHPC</description>
	<lastBuildDate>Sun, 19 May 2013 10:46:54 +0000</lastBuildDate>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
	<generator>http://wordpress.org/?v=3.1.1</generator>
	<item>
		<title>By: DRC and Cray working to integrate FPGAs at HyperTransport speed &#124; insideHPC</title>
		<link>http://insidehpc.com/2007/06/19/src-reconfigurable-processors-come-to-amd/#comment-3528</link>
		<dc:creator>DRC and Cray working to integrate FPGAs at HyperTransport speed &#124; insideHPC</dc:creator>
		<pubDate>Tue, 10 Jul 2007 17:02:56 +0000</pubDate>
		<guid isPermaLink="false">http://insidehpc.com/2007/06/19/src-reconfigurable-processors-come-to-amd/#comment-3528</guid>
		<description>[...] From HPCwire today we learn that DRC has announced the RPU110-L200, its new reconfigurable processing unit. This DRC solution integrates with the processor directly using AMD&#8217;s HyperTransport link through AMD&#8217;s Torrenza interface announced back in January. SRC announced a similar approach in June. DRC&#8217;s RPU110–L200 module plugs directly into an open processor socket in a multi-way AMD Opteron system to provide direct access to adjacent double data-rate (DDR) memory and Opteron processors at HyperTransport speed and nanosecond latency. This tight coupling between the central processing unit (CPU) and memory eliminates bandwidth and latency issues and provides a general-purpose system with supercomputer capability by running computations in hardware. [...]</description>
		<content:encoded><![CDATA[<p>[...] From HPCwire today we learn that DRC has announced the RPU110-L200, its new reconfigurable processing unit. This DRC solution integrates with the processor directly using AMD&#8217;s HyperTransport link through AMD&#8217;s Torrenza interface announced back in January. SRC announced a similar approach in June. DRC&#8217;s RPU110–L200 module plugs directly into an open processor socket in a multi-way AMD Opteron system to provide direct access to adjacent double data-rate (DDR) memory and Opteron processors at HyperTransport speed and nanosecond latency. This tight coupling between the central processing unit (CPU) and memory eliminates bandwidth and latency issues and provides a general-purpose system with supercomputer capability by running computations in hardware. [...]</p>
]]></content:encoded>
	</item>
</channel>
</rss>
