Video: Intel MIC Port of TifaMMy, a Cache-oblivious Matrix-matrix Multiplication

07.8.2011

In this video, Alexander Heinecke from the Technical University of Munich demonstrates the advantages of the Intel MIC architecture for TifaMMy, a cache-oblivious Matrix-matrix Multiplication code. Recorded at the Intel booth at ISC’11 in Hamburg on June 20, 2011.


Posted in Compute, Events, HPC, HPC Hardware, HPC Software, Video by Rich Brueckner
1 comment

Share this with your friends.

 

Like what you're reading? Come back every day for HPC news, or subscribe to email or RSS updates. Trackback URL: http://insidehpc.com/2011/07/08/video-intel-mic-port-of-tifammy-a-cache-oblivious-matrix-matrix-multiplication/trackback/

Comments

  • sangkee nam Sep 7

    Google and Facebook’s 100 core cpu compared Intel’s MIC What is the differentiator

Trackbacks

Leave your own comment

Advertisement

Penguin Computing Ad

insideHPC.com is a production of insideHPC, LLC. © 2006-2013 Sitemap