If you’re looking for information on how to utilize Intel coprocessors, Colfax Research has just posted the 280-slide deck from their “Parallel Programming and Optimization with Intel Xeon Phi Coprocessors” developer training program.
This training is an intensive course for developers wishing to leverage the Intel MIC architecture. It is also useful for multi-core processor programming. The course is based on a book of the same name, which contains targeted exercises (“labs”) for hands-on practicum.
The training team at Colfax has has visited over 40 locations with this program across the United States including research institutions, government labs, universities, and regional trainings. Over 700 students attended the course. Many of these events were free to attendees thanks to Intel’s sponsorship.
Sign up for our insideHPC Newsletter.