Sign up for our newsletter and get the latest HPC news and analysis.
Send me information from insideHPC:


Video: Optimizing Applications for the CORI Supercomputer at NERSC

coriIn this video from SC15, NERSC shares its experience on optimizing applications to run on the new Intel Xeon Phi processors (code name Knights Landing) that will empower the Cori supercomputer by the summer of 2016.

“A key goal of the Cori Phase 1 system is to support the increasingly data-intensive computing needs of NERSC users. Toward this end, Phase 1 of Cori will feature more than 1,400 Intel Haswell compute nodes, each with 128 gigabytes of memory per node. The system will provide about the same sustained application performance as NERSC’s Hopper system, which will be retired later this year. The Cori interconnect will have a dragonfly topology based on the Aries interconnect, identical to NERSC’s Edison system.”

The second phase of the Cori system will feature the next-generation Intel Xeon Phi processor called “Knights Landing,” a self-hosted, manycore processor with on-package high bandwidth memory that offers more than 3 teraflop/s of double-precision peak performance per single socket node.

Cori Phase 1. Photo courtesy of Glenn Lockwood

Cori Phase 1. Photo courtesy of Glenn Lockwood

Sign up for our insideHPC Newsletter

Resource Links: