Sign up for our newsletter and get the latest HPC news and analysis.
Send me information from insideHPC:


Mellanox & Cadence Demonstrate PCI Express 4.0 Multi-Lane PHY IP Interoperability

cadence

Today Cadence announced a collaboration with Mellanox Technologies to demonstrate multi-lane interoperability between Mellanox’s physical interface (PHY) IP for PCIe 4.0 technology and Cadence’s 16Gbps multi-link and multi-protocol PHY IP implemented in TSMC’s 16nm FinFET Plus (16FF+) process. Customers seeking to develop and deploy next-generation green data centers can now use a silicon-proven IP solution from Cadence for immediate integration and fastest market deployment. Cadence and Mellanox are scheduled to demonstrate electrical interoperability for PCIe 4.0 architecture between their respective PHY solutions at the 2016 TSMC Symposium on March 15, 2016 in Santa Clara, California.

“PCIe 4.0 technology throughput will enable data center applications to analyze more data and to find insights in real time,” said Gilad Shainer, vice president of marketing at Mellanox Technologies. “The successful interoperability with Cadence shows the increase in the PCIe 4.0 ecosystem of hardware solutions, and marks an important milestone toward building InfiniBand or Ethernet connected data centers based on the PCIe 4.0 specification.”

Cadence and Mellanox obtained the 16Gbps results with four lanes running traffic concurrently, a typical configuration for next-generation servers, storage and networking equipment. Mellanox and Cadence designed a PHY that exceeds PCIe 4.0 architecture requirements in terms of insertion loss, while demonstrating a bit-error rate (BER) below 10-15. Cadence also offers silicon-proven Algorithmic Modeling Interface (AMI) models for use with the company’s Sigrity technologies to create chip, package and board designs that deliver robust signal integrity to handle impairments such as crosstalk and insertion loss deviation.

As an active PCI-SIG member, Cadence continues to innovate and develop IP that supports the latest PCIe specifications,” said Hugh Durdan, vice president of marketing for Design IP at Cadence. “Our collaboration and successful interoperability demonstration with Mellanox gives our customers peace of mind in knowing that they can incorporate Cadence IP for PCIe 4.0 technology into their designs successfully and with less risk.”

Sign up for our insideHPC Newsletter

Resource Links: