MailChimp Developer

Sign up for our newsletter and get the latest HPC news and analysis.
Send me information from insideHPC:


High Performance Computing for Energy Project Kicks off at BSC

High Performance Computing for Energy (HPC4E) project officially launched this week with a kick-off meeting for partners at the Barcelona Supercomputing Center (BSC). Coordinated by BSC and running through November 2017, the project has been granted €2 million in funding by the EU’s Horizon 2020 research and innovation program.

John Zannos to Chair OpenPOWER Foundation

Today the OpenPOWER Foundation announced the election of John Zannos from Canonical as Chair and Calista Redmond from IBM as President of the OpenPOWER Foundation Board of Directors, effective January 1, 2016. Zannos and Redmond bring deep knowledge of the open technology development community and intimate familiarity with the Foundation’s core mission, with both playing key roles within the Foundation since 2014. The new leadership will continue to guide the proliferation of OpenPOWER-based technology solutions built on IBM’s POWER architecture in today’s datacenters.

DDN WOS Object Storage Wins 2016 Storage Visions Award

Today DDN announced that its WOS 360 v2.0 object storage software was named a Visionary Product in the Professional Class Storage category at the fifteenth Annual Storage Visions Conference. The groundbreaking WOS enables organizations to build highly reliable, infinitely scalable and cost-efficient storage repositories to meet any unstructured data need and the most demanding storage requirements. With massively scalable storage technology that is able to outpace the performance requirements and growth of Enterprise Big Data, DDN continues to lead the market with revolutionary products that solve the end-to-end data lifecycle from cache and SSD to high performance file storage, cloud and archive.

UCLA Researchers Simulate Injured Human Leg

Researchers at UCLA have created the first detailed computer simulation model of an injured human leg–complete with spurting blood. The simulation is designed to make training for combat medics more realistic. “To create the simulator model, researchers combined detailed knowledge of anatomy with real-life CAT scans and MRIs to map out layers of a human leg–the bone, the soft tissue containing muscle and blood vessels and the skin surrounding everything. Then the design team applied physics and mathematical equations, fluid dynamics, and pre-determined rates of blood flow from specific veins and arteries to simulate blood loss for wounds of varying sizes and severity.”

Interview: Sugon Looks to Grow New HPC Markets in the West

Sugon is one of the top HPC vendors in China. With plans to expand operations in the West, the company is once again sponsoring the ISC 2016 conference. “Sugon, used to be called Dawning, rooted from the Institute of Computing Technology of the Chinese Academy of Sciences (ICT), and was the first (and now largest) HPC local vendor in China. Since 1990, Sugon has been working on High Performance Computing, producing seven generations of HPC systems, such as Dawning I and Dawning 1000 to 6000. We have successfully supported more than 10,000 HPC projects.”

Simulating the World’s Smallest Integrated Switch

This visualization from CSCS in Switzerland shows the world’s smallest integrated switch. “Researchers working under Juerg Leuthold, Professor of Photonics and Communications at ETH Zurich, have created the world’s smallest integrated optical switch. Applying a small voltage causes an atom to relocate, turning the switch on or off. ETH Professor Mathieu Luisier, who participated in this study, simulated the system using Piz Daint Supercomputer. The component operates at the level of individual atoms. “

NCSA to Examine Effective Practices in Industrial HPC

The NSF has awarded $300K to NCSA to examine effective practices in industrial HPC. Led by Principal Investigator Merle Giles, the project will identify, document, and analyze effective practices in establishing public-private partnerships between High Performance Computing (HPC) centers and industry. With the market analysis firm IDC, the project will conduct a worldwide in-depth survey of 70-80 example partnerships of HPC centers of various sizes, in the US and elsewhere, that have been involved in partnerships with the private-sector.

Video: Satoshi Matsuoka on the ISC 2016 Conference Program

In this video, Prof. Dr. Satoshi Matsuoka from the Tokyo Institute of Technology describes his role as Program Chair of ISC High Performance 2016. He talks about the transformation of the conference in recent years and admits: “This is one of the most enjoyable conferences I have ever been to.” ISC High Performance is the landmark supercomputing, networking and storage event that attracts HPC enthusiasts from all across the globe. With 3,000 attendees, it is the largest HPC conference and exhibition in Europe. Regionally, the top five countries with the greatest number of ISC conference attendees are Germany, the United States, the United Kingdom, France and China. A growth in participation is projected for 2016, particularly from Asia.

PASC16 Announces Keynote Speakers

Today PASC16 announced a lineup of world-class keynote speakers for its third annual conference. The event will feature keynotes from academic and industry leaders with a special emphasis on high-performance computing, and simulation and data sciences. Building on the successful format of the last two years’ conferences, PASC16 will offer an even broader and deeper selection of technical sessions, paper tracks, information stands, and presentations from industry and academia.

European ExaNeSt Project to Pave the Way to Exascale

Today the European Consortium announced a step towards Exascale computing with the ExaNeSt project. Funded by the Horizon 2020 initiative, ExaNeSt plans to build its first straw man prototype in 2016. The Consortium consists of twelve partners, each of which has expertise in a core technology needed for innovation to reach Exascale. ExaNeSt takes the sensible, integrated approach of co-designing the hardware and software, enabling the prototype to run real-life evaluations, facilitating its scalability and maturity into this decade and beyond.