Sign up for our newsletter and get the latest HPC news and analysis.
Send me information from insideHPC:


Apply Now for the SC17 Student Cluster Competition

Team applications are now being accepted for the SC17 Student Cluster Competition. “SC17 is excited to hold another nail-biting Student Cluster Competition, or SCC, now in its eleventh year, as an opportunity to showcase student expertise in a friendly yet spirited competition. Held as part of SC17’s Students@SC, the Student Cluster Competition is designed to introduce the next generation of students to the high-performance computing community.”

John Gustafson presents: Beyond Floating Point – Next Generation Computer Arithmetic

“A new data type called a “posit” is designed for direct drop-in replacement for IEEE Standard 754 floats. Unlike unum arithmetic, posits do not require interval-type mathematics or variable size operands, and they round if an answer is inexact, much the way floats do. However, they provide compelling advantages over floats, including simpler hardware implementation that scales from as few as two-bit operands to thousands of bits. For any bit width, they have a larger dynamic range, higher accuracy, better closure under arithmetic operations, and simpler exception-handling.”

Dr. William Vanderlinde on Computing Beyond Moore’s Law

In this video from the IEEE Rebooting Computing Workshop, Dr. William Vanderlinde, Chief Scientist at Intelligence Advanced Research Projects Activity (IARPA), explains how we have already entered the era at the end of Moore’s law, including the end of Dennard Scaling. Dr. Vanderlinde also reviews the National Strategic Computing Initiative (NSCI) and IARPA’s focus in relation to the NSCI’s objectives.

Video: A Look at the National Strategic Computing Initiative

In this video, Dr. Carl J. Williams, Deputy Director of the Physical Measurement Laboratory at the National Institute of Standards and Technology within the United States Department of Commerce, reviews the National Strategic Computing Initiative. Issued by Executive Order, the initiative aims to maximize benefits of high-performance computing research, development and deployment.

Call for Papers: Workshop on HPC in a post Moore’s Law World

“The impending end of traditional MOSFET scaling has sparked research into preserving HPC performance improvements through alternative computational models. To better shape our strategy, we need to understand where each technology is headed and where it will be in a span of 20 years. This workshop brings together experts who develop or use promising technologies to present the state of their work, and spark a discussion on the promise and detriments of each approach.”

Agenda Posted for Next Week’s HPC Advisory Council Stanford Conference

“Over two days we’ll delve into a wide range of interests and best practices – in applications, tools and techniques and share new insights on the trends, technologies and collaborative partnerships that foster this robust ecosystem. Designed to be highly interactive, the open forum will feature industry notables in keynotes, technical sessions, workshops and tutorials. These highly regarded subject matter experts (SME’s) will share their works and wisdom covering everything from established HPC disciplines to emerging usage models from old-school architectures and breakthrough applications to pioneering research and provocative results. Plus a healthy smattering of conversation and controversy on endeavors in Exascale, Big Data, Artificial Intelligence, Machine Learning and much much more!”

Figen Ulgen From Intel Champions Women in HPC

In this video from SUSECON 2016, Jo Harris from SUSE sits down with Dr. Figen Ulgen, GM HPC Software and Cloud at Intel to discuss women in Open Source and HPC, how Intel is contributing to this initiative, and the need for more women in the field.

Call for Papers: ROSS Workshop on International Runtime Operating Systems on Supercomputers

The International Runtime Operating Systems on Supercomputers (ROSS) workshop has issued its Call for Papers. The event takes place June 27 in Washington, D.C. “Held as a full-day meeting at the HPDC 2017 conference in Washington, D.C., USA, ROSS focuses on principles and techniques to design, implement, optimize, or operate runtime and operating systems for supercomputers and massively parallel machines. ROSS provides a timely and lightweight forum for scientists and engineers to present the latest ideas and findings in this rapidly changing field.”

Video: Rescale Night Showcases HPC in the Cloud

“Billed as an exposition into ‘The Future of Cloud HPC Simulation,’ the event brought together experts in high-performance computing and simulation, cloud computing technologists, startup founders, and VC investors across the technology landscape. In addition to product demonstrations with Rescale engineers, including the popular Deep Learning workshop led by Mark Whitney, Rescale Director of Algorithms, booths featuring ANSYS, Microsoft Azure, Data Collective, and Microsoft Ventures offered interactive sessions for attendees.”

HPC4Mfg Industry Day Comes to San Diego March 2-3

HPC4Mfg will host their first annual High Performance Computing for Manufacturing Industry Engagement Day on March 2-3 in San Diego. With a theme of “Spurring Innovation in U.S. Manufacturing Through Advanced Computing,” the conference will bring together representatives from U.S. manufacturing, national laboratories, universities, and consortiums to discuss the recent advancements in manufacturing realized through the application of HPC and how leveraging HPC expertise through public-private partnerships has lowered the risk of adoption.