MailChimp Developer

Sign up for our newsletter and get the latest HPC news and analysis.
Send me information from insideHPC:

Preview of Fall 2015 HPC Events


After spending a lovely six straight weeks at home, I find myself marveling at how many conferences are in the queue this Fall leading up to SC15 in Austin. Starting this week at the HPC User Forum, insideHPC will be on the road, bringing you the very latest in high performance computing.

Titan Supercomputer Powers the Future of Forecasting


Knowing how the weather will behave in the near future is indispensable for countless human endeavors. Now, researchers at ECMWF are leveraging the computational power of the Titan supercomputer at Oak Ridge to improve weather forecasting.

Training the Next Generation of Code Developers for HPC

Rob Farber

This is the first article in a two-part series by Rob Farber about the challenges facing the HPC community in training people to write code and develop algorithms for current and future, massively-parallel, massive-scale HPC systems.

OpenMPCon Lists Abstracts and Tutorials


Today the OpenMPCon Developer Conference published their abstracts of papers and tutorials.

Speaker Lineup Announced for OpenMPCon Developer Conference


Today the OpenMP Architecture Review Board (ARB) announced the full line-up of world-class keynote speakers, technical presentations, tutorials and panel sessions to be hosted at the inaugural OpenMPCon Developer Conference, which will take place Sept. 28-30 in Aachen, Germany.

HPC News Bytes for Friday, June 26


While we’re always on the lookout for HPC news, not everything makes it to the front page. Notable items from this week include new benchmarks for 100GB Ethernet, the Open MPI roadmap, and Docker containers.

Computing With MPI in Heterogeneous Environments


Designating the appropriate provider for large MPI applications is critical to taking advantage of all of the compute power available. “A modern HPC system with multiple host cpus and multiple coprocessors such as the Intel Xeon Phi coprocessor housed in numerous racks can be optimized for maximum application performance with intelligent thread placement.”

Concurrent Kernel Offloading


“The combination of using a host cpu such as an Intel Xeon combined with a dedicated coprocessor such as the Intel Xeon Phi coprocessor has been shown in many cases to improve the performance of an application by significant amounts. When the datasets are large enough, it makes sense to offload as much of the workload as possible. But is this the case when the potential offload data sets are not as large?”

PRACEdays15 Puts the Spotlight on Irish HPC


In this report from PRACEdays15 conference in Dublin last week, Robert Roe from Scientific Computing World looks at the role of HPC in the host country, Ireland.

Load Balancing Using OpenMP 4.0


OpenMP 4.0 standard now allows for the offloading of portions of the application, in order to take more advantage of many-core accelerators such as the Intel Xeon Phi coprocessor.