Video: A Low-Latency Library in FPGA Hardware for High-Frequency Trading

Print Friendly, PDF & Email

httpv://www.youtube.com/watch?v=nXFcM1pGOIE

In this video, John Lockwood from Algo-Logic presents: A Low-Latency Library in FPGA Hardware for High-Frequency Trading (HFT). Recorded at the Hot Interconnects 2012 conference in Santa Clara.

Current High-Frequency Trading (HFT) platforms are typically implemented in software on computers with high-performance network adapters. The high and unpredictable latency of these systems has led the trading world to explore alternative “hybrid” architectures with hardware acceleration. In this paper, we describe how FPGAs are being used in electronic trading to approach the goal of zero latency. We present an FPGA IP library which implements networking, I/O, memory interfaces and financial protocol parsers. The library provides pre-built infrastructure which accelerates the development and verification of new financial applications. We have developed an example financial application using the IP library on a custom 1U FPGA appliance. The application sustains 10Gb/s Ethernet line rate with a fixed end-to-end latency of 1μ – up to two orders of magnitude lower than comparable software implementations.”

Download the slides (PDF).