Sign up for our newsletter and get the latest HPC news and analysis.
Send me information from insideHPC:


Accelerate Big Data and HPC applications with FPGAs using JupyterHub

Today InAccel annnounced that it has integrated JupyterHub into the company’s adaptive acceleration platform for FPGAs. InAccel provides an FPGA resource manager that allows the instant deployment, scaling and virtualization of FPGAs making easier than ever the utilization of FPGA clusters for applications like machine learning, data processing, data analytics and many more HPC workloads.

Xilinx Alveo Accelerators Power Real-Time AI-based Intrusion Detection Service

Today Xilinx announced that SK Telecom has adopted Xilinx Alveo Datacenter Accelerator cards to power a real-time AI-based physical intrusion and theft detection service. SK Telecom’s AI inference accelerator (AIX) implemented on Xilinx Alveo cards provides efficient and accurate physical intrusion detection using deep neural networks. “In the era of Artificial Intelligence where new services are being deployed at unprecedented rates, we keep pursuing to innovate our cloud systems to deliver more value to our customers with more reliable and efficient services across diverse segments.”

Codeplay SYCL 1.2.1 Solution offers an Open Alternative to CUDA

Today Codeplay announced the world’s first fully-conformant SYCL 1.2.1 Solution. “As a non-proprietary alternative to the incumbent CUDA, SYCL is an open standard developed by the Khronos Group that enables developers to write code for heterogeneous systems using standard C++. Developers are looking at how they can accelerate their applications without having to write optimized processor specific code. SYCL is the industry standard for C++ acceleration, giving developers a platform to write high-performance code in standard C++, unlocking the performance of accelerators and specialized processors from companies such as AMD, Intel, Renesas and Arm.”

Cortical.io Demonstrates Natural Language Understanding Inspired by Neuroscience

In this video, Cortical.io CEO Francisco Webber demonstrates how the company’s software running on Xilinx FPGAs breaks new ground in the field of natural language understanding (NLU). “Cortical.io delivers AI-based Natural Language Understanding solutions which are quicker and easier to implement and more capable than current approaches. The company’s patented approach enables enterprises to more effectively search, extract, annotate and analyze key information from any kind of unstructured text.”

Exxact Shipping Xilinx Alveo Accelerator-Powered Servers & Workstations

Today Exxact Corporation announced that their Xilinx Alveo Accelerator Powered Workstations & Servers are now shipping worldwide. The Xilinx Alveo accelerator-powered workstations and servers from Exxact are designed to meet the constantly changing needs of the modern data center, providing up to 90X performance increase over CPUs for computationally intensive workloads and perform up to 90X higher than CPUs on key workloads at 1/3 the cost. “Alveo accelerators offers the hardware adaptability of the FPGA with simple high-level development tools as well as containerized deployment options you’ll find with mainstream applications.”

Vitis Unified Software Platform to make FPGA Programming Accessible for All Developers

Since their beginnings, FPGA’s have been notorious for being hard to program. That could be changing with the new Vitis Unified Software Platform from Xilinx.n“Xilinx has created a singular environment that enables programmers and engineers from all disciplines to co-develop and optimize both their hardware and software, using the tools and frameworks they already know and understand. This means that they can adapt their hardware architecture to their application without the need for new silicon.”

Video: Xilinx Unveils World’s Largest FPGA

Today Xilinx announced the expansion of its 16 nanometer (nm) Virtex UltraScale+ family to now include the world’s largest FPGA — the Virtex UltraScale+ VU19P. With 35 billion transistors, the VU19P provides the highest logic density and I/O count on a single device ever built, enabling emulation and prototyping of tomorrow’s most advanced ASIC and SoC technologies, as well as test, measurement, compute, networking, aerospace and defense-related applications.

Nimbix Launches HyperHub Catalog of Cloud-enabled Applications

Today HPC cloud provider Nimbix announced the launch of HyperHub, a point-and-click catalog of HPC and accelerated applications. With the new self-service marketplace, engineers and scientists can select from a growing ecosystem of prebuilt apps and workflows and run them on any device, cloud, or on-premises infrastructure, anywhere in the world. “By providing access to a growing catalog of consumable, run-anywhere apps, HyperHub enables engineers and scientists to shorten their time-to-value when tackling complex, compute-intensive tasks like simulation and AI. HyperHub’s open marketplace structure also encourages ISVs and partners to continue building and publishing additional high-quality HPC apps for these professionals to use.”

Xilinx Launches Alveo U50 FPGA Datacenter Accelerator Card

Today Xilinx launched the new Alveo U50 data center accelerator card, the industry’s first low profile adaptable accelerator with PCIe Gen 4 support. Designed for the datacenter, the Alveo U50 is uniquely designed to supercharge a broad range of critical compute, network and storage workloads, all on one reconfigurable platform. “We believe the combination of low-profile form-factor, HBM2 memory performance, and PCIe Gen 4 speed to interface with IBM Power processors will enable the OpenPOWER ecosystem to provide cutting edge adaptable acceleration solutions.” 

FPGAs and the Road to Reprogrammable HPC

In this special guest feature from Scientific Computing World, Robert Roe writes that FPGAs provide an early insight into possibile architectural specialization options for HPC and machine learning. “Architectural specialization is one option to continue to improve performance beyond the limits imposed by the slow down in Moore’s Law. Using application-specific hardware to accelerate an application or part of one, allows the use of hardware that can be much more efficient, both in terms of power usage and performance.”