We anticipate that technology coming within the next ten years, (such as nanostores, multicore chips with embedded, low-power memory, and photonic interconnect), will make commodity, multicore hardware computationally more powerful while using much less energy. We will be able to build “big data” applications running on servers containing many millions of cores, and low-level cognitive applications, such as speech and visual pattern recognition, running on mobile platforms containing thousands of cores. There is a broad spectrum of interesting compute-intensive applications between those extremes.But how in the world do you program millions of cores? That is the topic of this paper.
Paper: Massively-Parallel Computing on Cog ex Machina
Like what you're reading? Come back every day for HPC news, or subscribe to email or RSS updates. Trackback URL: http://insidehpc.com/2012/08/11/paper-massively-parallel-computing-on-cog-ex-machina/trackback/