Sign up for our newsletter and get the latest HPC news and analysis.
Send me information from insideHPC:


TYAN adds 2nd Generation Intel Xeon Scalable Processors

Today TYAN announced support for the extended 2nd generation Intel Xeon Scalable processors lineup (Cascade Lake-SP Refresh). TYAN’s full line of HPC, cloud computing and storage server platforms continue to offer advanced performance and hardware-enhanced security to enterprises, cloud and hyperscale data centers. “Customers from the data center to the enterprise are facing the challenge of getting more value from enormous amounts of data. The demand requires IT infrastructure migration to faster I/O throughput, shorter data process period, and higher storage capacity,” said Danny Hsu, Vice President of MiTAC Computing Technology Corporation’s TYAN Business Unit. “Thanks to Intel’s improvements in CPU clocks, cores and cache, the 2nd generation Intel Xeon Scalable processors let our customers enjoy performance jumps while running cloud computing, HPC and storage applications”.

MLPerf-HPC Working Group seeks participation

In this special guest feature, Murali Emani from Argonne writes that a team of scientists from DoE labs have formed a working group called MLPerf-HPC to focus on benchmarking machine learning workloads for high performance computing. “As machine learning (ML) is becoming a critical component to help run applications faster, improve throughput and understand the insights from the data generated from simulations, benchmarking ML methods with scientific workloads at scale will be important as we progress towards next generation supercomputers.”

AMD to Power Cray Shasta Supercomputer at Navy DSRC

The Department of Defense High Performance Computing Modernization Program (HPCMP) is upgrading its supercomputing capabilities with a new Cray Shasta system powered by AMD EPYC processors. The system, the HPCMP’s first with more than 10 PetaFLOPS of peak computational performance, will be installed at the Navy’s DSRC’s facility at Stennis Space Center, Mississippi and will serve users from all of the services and agencies of the Department.

Video: RISC-V momentum around the world, from edge to HPC

In this keynote talk from the 2020 HiPEAC conference, RISC-V Foundation Chief Executive Calista Redmond explains how the RISC-V open-source instruction set architecture is gathering momentum around the world, finding applications across the compute continuum from edge to high-performance computing. “The RISC-V ecosystem is poised to significantly grow over the next five years. Semico Research predicts that the market will consume a total of 62.4 billion RISC-V central processing unit (CPU) cores by 2025!”

Podcast: Co-Design for Online Data Analysis and Reduction at Exascale

In this Let’s Talk Exascale podcast, Ian Foster from Argonne National Lab describes how the CODAR project at ECP is addressing the needs for data reduction, analysis, and management in the exascale era. “When compressing data produced by a simulation, the idea is to keep the parts that are scientifically interesting and toss those that are not. However, every application and, perhaps, every scientist, has a different definition of what “interesting” means in that context. So, CODAR has developed a system called Z-checker to enable users to monitor the compression method.”

Video: A Preview of SC20 in Atlanta

In this video, SC20 General Chair Christine E. Cuicchi from the DoD Modernization Program previews the Supercomputing conference coming to Atlanta in November. “Christine Cuicchi is director of the Navy Department of Defense Supercomputing Resource Center (Navy DSRC), operated by the Commander, Naval Oceanography and Meteorology Command (CNMOC). The center provides HPC, storage, networks, and computational expertise which are available to over 2,500 RDT&E, S&T, and acquisition professionals in the DoD.”

Job of the Week: HPC Architect at NVIDIA

NVIDIA is seeking an HPC Architect in our Job of the Week. “NVIDIA is developing processor and system architectures for accelerated high performance computing, machine learning, AI, datacenter and automotive computing. We are looking for an experienced performance architect to join our HPC performance analysis effort. This position offers you the opportunity to make a meaningful impact in a fast-moving, technology focused company.”

Bright Computing adds more than 100 new customers In 2019

Commercial enterprises, research universities and government agencies are turning to Bright Cluster Manager to reduce complexity and increase flexibility of their high-performance clusters. Along these lines, the company just announced the addition of more than 100 organizations to its client list in 2019, including AMD, Caterpillar, GlaxoSmithKline, Saab, Northrop Grumman, Trek Bicycles, Samsung, General Dynamics, Lockheed Martin and BAE, as well as 19 government agencies and 28 leading universities.

Big Compute Fireside Chat with Sam Altman from OpenAI

In this video from the Big Compute 2020 event, Sam Altman from the OpenAI research laboratory discusses artificial intelligence  Shawn Hansen, COO of Rescale. “I think of the most exciting developments in the field in the last few years has been how good AI for natural language is getting. I think we are going to see an explosion in the next few years of systems that can really process, understand, and interact with general language. It will, I think, be the first way that people really feel powerful AI. Because you’ll be able to interact with the systems like you do by talking to somebody else. You’ll be able to have dialogue that actually makes sense. And computers will be able to process huge volumes of text that are sort of very unstructured.”

Inspur Re-Elected as Member of SPEC OSSC and Chair of SPEC Machine Learning

The Standard Performance Evaluation Corporation (SPEC) has finalized the election of new Open System Steering Committee (OSSC) executive members, which include Inspur, Intel, AMD, IBM, Oracle and three other companies. “It is worth noting that Inspur, a re-elected OSSC member, was also re-elected as the chair of the SPEC Machine Learning (SPEC ML) working group. The development plan of ML test benchmark proposed by Inspur has been approved by members which aims to provide users with standard on evaluating machine learning computing performance.”