Mexico Powers up “Fire Serpent” Xiuhcoatl Supercomputer

 

Mexico’s Center for Research and Advanced Studies (CINVESTAV) has powered up Xiuhcoatl, a the country’s most powerful supercomputer at 25 Teraflops. Joining a three-way grid knows as Lancad, the system will be used to research such areas as Alzheimer’s, the Earth’s climate, tsunamis, and the formation of stars.

According to Cinvestav chief Rene Asomoza, the Xiuhcoatl (fire serpent in Nahuatl) supercomputer has 3840 cores. As part of the Lancad project, it will generate physical infrastructure that will improve Mexico’s competitive position in the world. Read the Full Story.

Comment on this story

Advertisement

Accelerate x64 Applications on GPUs Using the Most Trusted HPC Compilers: The Portland Group.

New Whitepaper: Boost RAM Bandwidth by 20% with a Single Command

 

Colfax International has published a new whitepaper by Stanford’s Andrey Vladimirov entitled: Terabyte RAM Servers: Memory Bandwidth Benchmark and How to Boost RAM Bandwidth by 20% with a Single Command.

Colfax International produces servers capable of supporting up to 1 TB of RAM and up to 4 Intel Xeon CPUs. This paper reports the memory bandwidth benchmark of these servers obtained using the STREAM code. Our benchmark includes comprehensive statistical data: the mean, standard deviation, extrema and the distribution of bandwidth measurements. The distribution of measurements reveals several modes of RAM performance, including an above-average bandwidth mode. By default, the mode realized by any given benchmark depends on an unpredictable runtime pattern of thread and memory binding to the physical cores. The paper shows how to optimize memory traffic for bandwidth and consistently achieve the fastest mode. This is done by controlling the code’s thread affinity, and results in a bandwidth increase around 20% over the average unoptimized performance.

Download the whitepaper (PDF).

Comment on this story

Interview: Nvidia Updates Cuda Platform to 4.1

 

This week Nvidia announced the latest update to their Cuda platform for parallel computing. To learn more, I caught up with Will Ramey, Nvidia’s Sr. Product Manager for GPU Computing.

insideHPC: When we talk about a new Cuda platform, are we talking about the Cuda Toolkit plus SDK? Does this new update have a version number?

Will Ramey: Yes, this release is a new version of the CUDA Toolkit and SDK code samples, as well as updated drivers.  The version number for this release is 4.1

insideHPC: Specifically, what components comprise the platform?

Will Ramey: There are 3 key components to this release (version 4.1):

  1. The CUDA Toolkit is a comprehensive development environment for C and C++ developers building GPU-accelerated applications.  Version 4.1 of CUDA Toolkit includes a compiler for NVIDIA GPUs, math libraries, and tools for debugging and optimizing application performance.  You’ll also find programming guides, user manuals, API reference, and other documentation to help programmers add GPU acceleration to their applications quickly.  More info at: http://developer.nvidia.com/cuda-toolkit
  2. The CUDA Driver provides a system-level interface for CUDA applications to communicate with the GPUs, and is included in the NVIDIA drivers installer.
  3. NVIDIA also provides an SDK with over 100 GPU Computing SDK code samples, as well as white papers to help developers quickly add GPU acceleration to their applications.  More info at: http://developer.nvidia.com/gpu-computing-sdk

Developers need to install the CUDA Toolkit to build CUDA applications, and the latest NVIDIA drivers so their applications can communicate with the GPUs in their system.  Developers can also choose to install the SDK code samples to learn from the large collection of examples.

To run CUDA applications, end-users only need to install the latest NVIDIA drivers.

insideHPC: What is new within the updated platform?

Will Ramey: In addition to the new LLVM-based compiler that delivers up to 10 percent faster performance, there are a number of significant new features in this release:

  • New & Improved “drop-in” acceleration with GPU-Accelerated Libraries
    • Over 1000 new image processing functions in the NPP library
    • New cuSPARSE tri-diagonal solver up to 10x faster than MKL on a 6 core CPU
    • New support in cuRAND for MRG32k3a and Mersenne Twister (MTGP11213) RNG algorithms
    • Bessel functions now supported in the CUDA standard Math library
    • Up to 2x faster sparse matrix vector multiply using ELL hybrid format
  • Enhanced & Redesigned Developer Tools
    • Redesigned Visual Profiler with automated performance analysis and expert guidance system
    • CUDA_GDB support for multi-context debugging and assert() in device code
    • CUDA-MEMCHECK now detects out of bounds access for memory allocated in device code
    • Parallel Nsight 2.1 CUDA warp watch visualizes variables and expressions across an entire CUDA warp
    • Parallel Nsight 2.1 CUDA profiler now analyzes kernel memory activities, execution stalls and instruction throughput

  • Advanced Programming Features
    • Access to 3D surfaces and cube maps from device code
    • Enhanced no-copy pinning of system memory, cudaHostRegister() alignment and size restrictions removed
    • Peer-to-peer communication between processes
    • Support for resetting a GPU without rebooting the system in nvidia-smi
  • New & Improved SDK Code Samples
    • simpleP2P sample now supports peer-to-peer communication with any Fermi GPU
    • New grabcutNPP sample demonstrates interactive foreground extraction using iterated graph cuts
    • New samples showing how to implement the Horn-Schunck Method for optical flow, perform volume filtering, and read cube map texture

insideHPC: How do the new components ease code development?

Will Ramey: The new LLVM-based compiler compiles code faster than the old compiler, increasing developer productivity.  As you might expect, the compile-time saved varies by application, but we’ve seen some large applications compile more than 60 minutes faster than with the old compiler.

The NVIDIA Visual Profiler has been completely re-designed to streamline developers’ performance analysis workflow.  The new automated performance analysis feature quickly identifies bottlenecks and opportunities to improve application performance, and is integrated with the “Best Practices” documentation guiding developers through the process of optimizing their applications.  Developers can now achieve the full potential of GPU acceleration in their application with significantly less effort.

The new image & signal processing functions in NPP makes it easier for more developers to accelerate more of their algorithms on the GPU.

The new tri-diagonal solver in cuSPARSE allows developers to just call the pre-optimized version in the library instead of having to write their own.

insideHPC: How do the new components help speed developer code?

Will Ramey: The new LLVM-based compiler includes several new optimization techniques that allow the compiler to generate more efficient code.  This is another case where the performance improvement will vary depending on the application, but we’re seeing up to 10 percent performance improvement across a variety of applications.

Using the new RNGs in cuRAND, image & signal processing functions in NPP, tri-diagonal solver in cuSPARSE, etc. all help developers quickly take advantage of pre-optimized routines that take full advantage of hundreds of cores on the GPU.

insideHPC: If I had the most current version of Cuda yesterday, what’s new that I can download today?

Will Ramey: Today you can download the new CUDA Toolkit, SDK code samples, and drivers.  Available for Linux, MacOS and Windows.

 

Comment on this story

Agenda Published for Israel Supercomputing Conference

 

The HPC Advisory Council has published the agenda for the Israel Supercomputing Conference coming up on February 7 in Tel Aviv. Featuring speakers from AMD, Intel, IBM, NetOptics, Mellanox, ORNL, ScaleMP, and Tel Aviv University, the one-day event will cover advanced HPC topics from around the world.

I’m looking forward to attending this event. The HPC Advisory Council recently reached a milestone of over 300 institutional members.

Thanks to its long history of high-tech breakthroughs by innovative small companies, Israel is often referred to as “Startup Nation.” What better place could there be to launch the 2012 HPC Event Season?

Comment on this story

University of Manchester to Head Up Algorithm Network

 

This week the University of Manchester announced it is heading up a large interdisciplinary network of institutions focused on numerical algorithms and HPC. Funded by the Engineering and Physical Sciences Research Council (EPSRC), the network will develop short courses and workshops for training undergrad and postdoctoral researchers.

This is an exciting opportunity to bring together numerical analysis and computer science researchers with scientists and engineers who use numerical software for high performance computing,” said Professor Nick Higham. “The major challenges are to develop new numerical algorithms for analysing increasingly large and complicated mathematical models and to build associated software that exploits multicore processors, which are often used with graphics processing units or field-programmable gate arrays as accelerators.”

The network comprises0 The University of Manchester, NAG Ltd, Centre for Numerical Algorithms and Intelligent Software (NAIS), The University of Oxford, Science and Technology Facilities Council (STFC) and University College London (UCL).

Read the Full Story.

Comment on this story

Podcast: Turning Up Performance Profiling with Intel VTune Amplifier XE

 

In this Intel Chip Chat podcast, Allyson Klein and Ramesh Peri discuss developments and benefits of Intel Vtune Amplifier XE, a performance analysis tool for checking app performance on Intel processors. Download the MP3.

Comment on this story

India to Invest $1 Billion in Supercomputing Race

 

Dinesh C. Sharma writes that India is rebooting their efforts in the supercomputing race with a billion-dollar initiative to create next-generation supercomputers.

The government has committed `5,000 crore (nearly $1billion) for the plan, making it the largest ever grant for a single research programme since Independence. The money is likely to start flowing during the 12th five-year plan period. The only jarring aspect of the project is that its reins are being handed over to the Indian Institute of Science (IISc), Bangalore, which has only been a user and not a designer or developer of supercomputers.

Read the Full Story.

Comment on this story

Video: Gordon Supercomputer Wows TV Audience

 

In this video from Fox News, researchers describe the power and capabilities of Gordon, the flash-based supercomputer at the San Diego Supercomputer Center.

Comment on this story

Three Issues that Stymie HPC Growth

 

Douglas Eadline over at HPC Admin writes that while the HPC market has come along way in the last decade, the same three issues continue to impede the full potential of the market: the last mile problem, the lack of a missing middle infrastructure, and a lack of focus on parallel software.

The absence of a missing middle infrastructure has stymied the growth of this sector. Addressing this audience (see The Council On Competitiveness) can have a huge effect on both the HPC market and the entire economy. Again, the solution lives across the industry but has less to do with peak FLOPS and more to do with effective FLOPS. Reducing the “barriers to effective FLOPS” benefit all HPC vendors, but no vendor has taken on this role in the industry, nor should they. Just like the last mile problem, the problem of the missing middle spans the entire market.

Read the Full Story.

Comment on this story

Slidecast: APAX Application Acceleration from Samplify

 

In this slidecast, Allan Evans and Al Wegener present: APAX Application Acceleration. Samplify Systems is leveraging their advanced compression algorithms to reduce the amount of data that needs to be moved and stored in high performance computing. Read the Full Story.

Download the MP3 * Subscribe on iTunes * Subscribe on other podcast players. If your IT Crowd blocks Dropbox, you can download the audio from this Google page.

Comment on this story

Nanomappers – Harvard and PSC Chart Brain Connections

 

In a move towards developing a complete wiring diagram of the brain, Harvard and the Pittsburgh Supercomputer Center have developed study approach that makes it possible to identify the function of individual brain cells and map the connections between them.

We’ve just begun to scratch the surface,” says Clay Reid, professor of neurobiology at the Harvard Medical School and Center for Brain Science, who led the project, ”but we’re moving toward a complete physiology and anatomy of cortical circuits.”

To create the map, Reid and his colleagues developed an advanced TMR microscope that captured high resolution photographs of extremely thing slices of a mouse brain. Hundred of Terabytes of image files were then transfered to PSC for archival and processing.

What we’ve done,” says Wetzel, referring to the paper in Nature, “is about 1/80th of the target volume for our next step, a cubic millimeter, large enough to encompass a circuit.” In preparation for the larger volume, he and Hood have begun upscaling their storage and processing capabilities to handle as much as 100 terabytes, and expect to be prepared to handle data transmission at the scale of petabytes (1000 terabytes) in two to three years.

Read the Full Story.

Comment on this story

Podcast: Eurotech Leverages Mfg Excellence for HPC Market

 

In this this podcast Giovanbattista (Giovanni) Mattiussi from Eurotech discusses the company’s push into the HPC market and their growing presence at the annual SC and ISC conferences. Widely known for their embedded manufacturing capabilities, Eurotech is receiving accolades for their high-density Aurora Intel-based clusters.

Download the MP3 * Subscribe on iTunes * Subscribe on other podcast players. If your IT Crowd blocks Dropbox, you can download the audio from this Google page.

insideHPC: Eurotech does not seem to be widely known in the U.S. supercomputing market. When did the company start doing HPC?

Giovanni: I would start saying the Eurotech is a publicly listed global company who does not only HPC. I think this is important to point out for financial and competence reasons: Eurotech relies on a wide beyond HPC offering that guarantees cash flows and technical synergies/exchanges between divisions.

Eurotech started doing HPC in 1998. For 10 years, between 1998 and 2008, the company took part to large (10M€+) HPC projects as engineering and design partner, producing special and general purpose supercomputers and collaborating with some of the most prestigious European research centres. The competencies inherited from the core embedded electronic business allowed Eurotech to include innovative design solutions in its HPC systems. Supercomputer were evolving in HPC clusters, using commercial components, absorbing increasingly more power, generating increasingly more heat and using an increasingly smaller space: all of these aspects are areas where an embedded electronic company like Eurotech thrived.

These 10 years saw the birth of supercomputers like the APE series, a family of systems that almost set a paradigm in the history of the 3D Torus architecture for LQCD. Also worth to be mentioned, Janus was one of the first FPGA based supercomputers and Avogadro, the first Eurotech top500 entry. A common characteristic of these systems is that they never became commercial products, leaving Eurotech to play in the field of custom supercomputers. Things changed in 2008 with Aurora, which Eurotech designed in collaboration with the research consortium Aurora Science, backed by the prestigious INFN, the national institute of nuclear physics, where scientists like Fermi worked. Aurora was designed to be highly “scientific” and special in its design, but also suitable to be marketed because it relied on main stream components. Aurora soon became a product line, which leveraged more than 10 years of research. Around the Aurora product family, Eurotech built its HPC division shaping it as independent business unit. Nowadays, whilst maintaining its hardware manufacturer DNA, Eurotech can offer HPC solutions, integrating its own and 3rd party hardware and software plus services that cover design, installation and support.

insideHPC: What prompted Eurotech to develop the Aurora series of supercomputer clusters based on commodity components?

Giovanni: The idea that the company had built through research projects enough technical competencies to design, build and launch its own product line. Also, the willingness to follow the HPC industry trends which were pushing toward standardization if not commoditization. Eurotech keeps doing research projects (DEEP, Dynamic Exascale Entry Platform, and others I can’t mention yet are some examples), but strategically aims to become a player in the HPC market like the Crays or SGIs of this world.

insideHPC: Eurotech has a core competency in hardware manufacturing. What additional strengths does the company bring to the table in the HPC marketplace?

Giovanni: You said it right. Eurotech comes from hardware design and manufacturing. However, few years ago, the company started its journey as software developer: the “device cloud” offering Eurotech proposes is an example. At the group level, we have been building software competencies to match the HW ones. In the HPC division, at the moment, we retain a 50% split between HW and SW engineers. So, despite not producing HPC software, I believe Eurotech has the competencies to integrate and maintain HPC software packages. The other aspect are good services that, despite not being sold standalone, are built on a a real intimacy between us and our customers and follow the customers throughout each HPC project. So, I would say, technical leadership, solution design and customer intimacy are the strong points in our HPC proposition.

insideHPC: In terms of your HPC products, would you say that you are mostly a player at the very high end, or do you also have departmental offerings?

Giovanni: With the introduction of Aurora, we have been in the condition to sell at the same price level of companies like Cray and IBM for instance. Also, we normally configure small clusters and mid end systems that, despite maintaining a high engineering content, are stripped down of “fancy” features to become more standardized. Due the size of our company we prioritize producing rock solid, high quality, energy efficient HPC systems, rather than selling on volume. We totally focus on customers, trying to design the best solution for them. This is the reason why we think that more than competing with many large HPC hardware vendors, we complement their offering.
Also, note that we are the only HPC player offering a rugged high performance computer, able to withstand vibrations, heat, cold, rain etc. a product that oil&gas, security and meteorological sectors are seeing with an increased interest.

insideHPC: Is the ISC conference an important part of your HPC marketing strategy?

Giovanni: Yes, it is. To be honest, if I had to do a crude analysis of the cost per lead, I would need to disqualify both ISC and SC! However, there has been no other marketing activity that has given me the same quality in the leads so far. Also, both ISC and SC are unique opportunities to showcase Eurotech technologies in front of all industry reunited. This is not trivial for a company like Eurotech whose marketing reach is limited by budget. ISC is particularly relevant because it is an European show and Europe is at the moment our main field of play.

 

insideHPC: On the road to Exascale computing, It seems like Europe has chosen to focus on developing software. Does Eurotech participate in these planning discussions?
Eurotech is involved in PRACE and other European initiatives. Recently, we announced our participation to the European Technology Platform for HPC. This collaboration happens at a very wide European level and wants to tackle exascale challenges from the software and hardware points of view. Eurotech already participates to large EU funded research projects like DEEP, whose focus is equally hardware and software. All in all, what I can see is that, eventually, Europe realized that only communitarian European wide initiatives will bring enough weight to play at the same level than US, Japan and now China in the supercomputing arena. Maybe, this will serve an example to inspire that European political unity, whose absence is now the cause of the sever economic a crisis. At the moment, I would be happy with an HPC united Europe!

insideHPC: Besides Europe, you have subsidiaries in Japan, the U.K., and the U.S.. Do you believe Eurotech will be a worldwide force in HPC in the long term?

Giovanni: Yes we do, but it will take some time. We believe Europe is where at the moment we stand most chances to increase our installed based. At the same time, we are equipping our worldwide sales force to be able to sell HPC and discussing business in Japan and the middle East. While in Japan we can sell through the locally recognized Advanet brand, markets like the U.S. one will require Eurotech to collaborate with a U.S. system integrator or a larger US vendor.

1 comment, add yours

Video: Jack Dongarra on What Makes ISC Special

 

In this video, Jack Dongarra from the University of Tennessee talks about how the annual ISC conference in Germany brings the HPC community together from around the globe.

Comment on this story

Intel Upsets Apple Cart, Snaps Up QLogic’s InfiniBand Biz

 

By Timothy Prickett Morgan • Get more from this author

The high-performance networking market just got a whole lot more interesting, with Intel shelling out $125m to acquire the InfiniBand switch and adapter product lines from upstart QLogic.

Intel has made no secret that it wants to bolster its Data Center and Connected Systems business by getting network equipment providers to use Xeon processors inside of their networking gear – that Intel division posted $10.1bn in revenues in 2011, and the company wants to break $20bn in the next five years.

The plan is to kill off mainframes and RISC machines, and to get Xeons inside of storage and network gear – but it also includes Intel being a major supplier of chips used in high speed switches.

Last July, Intel paid an undisclosed amount to get its hands on Fulcrum Microsystems, a maker of the FocalPoint family of ASICs for Ethernet switches and routers that run at 10GbE and 40GbE speeds. Fulcrum’s most famous customer was Arista Networks, the low-latency networking switch-maker founded by Sun Microsystems cofounder Andy Bechtolsheim. Intel never said what it paid for Fulcrum, but the company had raised $102m in venture capital since it was founded, and the price was very likely a multiple of that figure.

Despite the improvements in 10GbE and 40GbE switch chips over the past several years, InfiniBand still has important niches where even lower latency and still higher bandwidth are crucial – the supercomputing racket, for instance, or in database clustering. Just ask Oracle, which uses InfiniBand silicon from Mellanox Technologies in its Exadata database clusters and Exalogic web application server clusters, and which took a 10.2 per cent stake in the chip and switch-maker back in October 2010.

At the time, Mellanox assured Wall Street that Oracle had no intention of taking over the chipmaker, but with QLogic’s upstart InfiniBand biz snapped up by Intel, some systems or networking companies might now be tempted to take a run at Mellanox. But if Oracle or IBM or Cisco Systems are tempted to eat Mellanox, all that will do is eventually drive everyone into the loving arms of Intel, with its own Ethernet or InfiniBand ASICs. So, in a funny way, Intel is probably praying that someone does eat Mellanox.

And the funniest thing of all would be if AMD actually woke up and smelled the systems biz, and did it. By doing so, AMD would have the SwitchX two-timing Ethernet and InfiniBand ASICs and the ConnectX-3 switch-hitting server adapters, and could start integrating these deeper into its chipsets and eventually onto its chips.

Intel and InfiniBand go way back

InfiniBand has its roots in the Next Generation I/O project supported by Intel, Sun Microsystems, and Microsoft, along with the Future I/O alternative supported by IBM, Compaq, and HP. These specs were merged back in 1999, with Intel and IBM largely steering the process.

The idea was to provide a single switched fabric that would link computers and storage to each other from the desktop to the data center, and be an alternative to Ethernet networks for server-to-server and PC-to-server links, and to PCI-Express and Fibre Channel for linking peripherals.

Academically, InfiniBand was probably the right answer for a unified switch fabric – but markets don’t study in schools, they live on the mean streets and give and take hard knocks. And thus, InfiniBand has been relegated to a niche and, more importantly, the key technologies that made InfiniBand better, stronger, and faster than Ethernet have been borged onto Ethernet, closing the gap.

For now, Intel is saying that its acquisition of the InfiniBand chip, adapter, and switch business from QLogic is all about HPC, but it may be looking further down the road, when PCI-Express runs out of gas.

“At the International Supercomputing Conference 2011, Intel unveiled a bold vision to redefine HPC performance and break the exascale barrier by 2018,” said Kirk Skaugen, the outgoing general manager of Intel’s Data Center and Connected System Group, said in a statement. “The technology and expertise from QLogic provide important assets to provide the scalable system fabric needed to execute on this vision. Adding QLogic’s InfiniBand product line to our networking portfolio will bring increased options and exceptional value to our datacenter customers.”

Last week, Skaugen – who has been pushing Intel’s expansion into switching and storage chippery for the past several years – was tapped to run Chipzilla’s PC Client Group. Diane Bryant, who has worked for Skaugen in the past and who was most recently Intel’s CIO, has replaced Skaugen and will be driving Intel’s server, storage, and networking strategies.

By selling its InfiniBand biz to Intel, QLogic will be able to double down on its Fibre Channel and Ethernet switches and adapters. QLogic has had some success with its InfiniBand gear, landing the 2,000-node “Sierra” cluster with Dell at Lawrence Livermore National Labs and also being the switch supplier for the 20,000-node procurement awarded to Appro International last June by the US Department of Energy’s Tri-Labs: Lawrence Livermore, Los Alamos, and Sandia National Laboratories.

“The sale of these InfiniBand assets will benefit our shareholders by enabling us to provide better focus and greater investment in growth opportunities for the data center with our converged networking, enterprise Ethernet, and storage area networking products,” said QLogic’s president and CEO, Simon Biddiscombe, in his statement. “After the sale, our cash position will be further strengthened and we expect the impact on earnings per share to be neutral. In addition, the sale of these assets to a leading technology innovator and recognized HPC leader will provide a greater investment stream in high performance fabrics for InfiniBand partners and customers.”

Speaking to El Reg two weeks ago apropos of nothing about the InfiniBand racket, QLogic’s head of global alliances and solutions marketing for HPC Joe Yaworksi said that the reason why QLogic was winning more InfiniBand deals is that its TruScale chips offer better performance running at Quad Data Rate (QDR) 40Gb/sec speeds than do Mellanox’ SwitchX products running at Fourteen Data Rate (FDR) 56Gb/sec speeds.

The big reason for this, said Yaworksi, was that QLogic bought compiler-maker PathScale in early 2006, and it has a networking stack that was designed to handle millions of messages per second. (PathScale was sold to SciCortex in 2007, and when it went bust, Cray picked up the PathScale pieces in 2009 and an open source PathScale has emerged from the ashes with a license from Cray.) The combination of the TruScale InfiniBand ASICs and PathScale messaging stack and compilers is what gave QLogic the idea it could take on Mellanox and win.

Yaworksi told El Reg that QLogic was “taking a hard look at whether or not we will ship FDR InfiniBand,” although with Intel picking up the company, there will be more funds to do whatever might seem appropriate. The company was thinking that in the second half of 2013 or the first half of 2014 it might jump straight to Eight Data Rate (EDR) speeds, which runs the InfiniBand lanes at 25Gb/sec.

That would be a long time to wait between products and to live on QDR, and a gap that Intel is probably not likely to tolerate. But it all depends on what Intel’s plans are, and the company isn’t saying anything right now. If QLogic weren’t a public company, both would have probably said less.

Intel expects the QLogic InfiniBand deal to close by the end of March, and added that a “significant number” of the employees associated with the business were expected to accept job offers from Chipzilla. ®

This article originally appeared in The Register. It appears here in its entirety as part of a cross-publishing agreement.

Comment on this story

Luxtera Opens Processes, Spurs Silicon Photonics Ecosystem

 

Luxtera is looking to spur a new ecosystem by opening up its unique Silicon CMOS Process, which integrates photonics with transistor-based electronics. Today the company announced it will open its CMOS Photonics device library to Optoelectronic Systems Integration in Silicon (OpSIS), a foundry service that “provides access to optoelectronic integrated circuits to the community at large, at a modest cost.”

We are thrilled to be able to offer our community access to Luxtera’s unique process. It provides the opportunity to leverage the significant investment and maturation of the world’s first production proven CMOS Photonics design flow,” said Michael Hochberg, director of OpSIS and associate professor at the University of Delaware. “We believe that this will significantly accelerate the growth of the Silicon Photonics ecosystem. I’m particularly excited that this process will offer both academic and industrial users a chance to leverage a full electronics PDK as well as yield models for the key photonic components in order to accurately predict the performance and yield of complex systems-on-a-chip. I see this as a major step forward for the field as historically much of the innovation has been centered on process development. We’re now moving into an era where Silicon Photonics can enable a great deal of innovation at the system and architectural level.”

Luxtera CEO Greg Young said here is significantly more market opportunity than the company can service directly: “In working with OpSIS we are able to advance the wide scale impact of our Silicon Photonic offering as well as push the envelope for future commercialization.”

Read the Full Story.

Comment on this story


View All Videos

insideHPC.com is a production of insideHPC, LLC. © 2006-2011 Sitemap