Sign up for our newsletter and get the latest HPC news and analysis.
Send me information from insideHPC:

European ExaNeSt Project to Pave the Way to Exascale

exanestToday the European Consortium announced a step towards Exascale computing with the ExaNeSt project. Funded by the Horizon 2020 initiative, ExaNeSt plans to build its first straw man prototype in 2016.

The Consortium consists of twelve partners, each of which has expertise in a core technology needed for innovation to reach Exascale. ExaNeSt takes the sensible, integrated approach of co-designing the hardware and software, enabling the prototype to run real-life evaluations, facilitating its scalability and maturity into this decade and beyond.

Being able to move, process and manage unprecedented volumes of data would allow greater insight into many areas of our lives including climate change, cosmology, drug design, energy safety, national security, material science, medicine and countless other scientific and engineering disciplines.

Understanding more of the world allows us to manage its future more effectively and contribute positively to the advancement of society. Current technology, however, is faced with many technical limitations in reaching an Exascale architecture. Key barriers are energy and cooling demands, compact packaging, permanent storage, interconnection, resilience and not least application behavior.

ExaNeSt addresses these using: energy-efficient ARM cores, quiet and power-efficient liquid cooling, non-volatile (e.g. flash) memories integrated into the processor fabric, and the development of innovative, fast interconnects that avoid congestion.

Manolis Katevenis, Head of Computer Architecture at FORTH-ICS, said: “As project coordinators, we will seek an efficient collaboration of all partners to build the prototypes – as we have done time and again in the past – because only through real, working systems can computing advance to its next stage.”

Peter Hopton, Founder and CVO of Iceotope Ltd, commented: “Iceotope can uniquely enable the ExaNeSt project due to its 3D cooling capability – and by doing so, the Iceotope platform lends itself readily to the first, demonstrable Exascale prototype.”

In this video from SC15, Peter Hopton from Iceotope describes the company’s innovative liquid cooling technology for the European ExaNeSt project.

Allinea Software is providing the ARMv8 profiling and debugging tools which David Lecomber, CEO of Allinea Software added “will ensure that developers of key scientific software packages are able to exploit the potential of the system.”

Likewise, Stefano Cozzini, founder and co-CEO of eXact-lab remarked that “eXact-lab has key expertise in developing and porting scientific packages suited to Exascale, especially those in the fields of earth and material science.”

The competences of Enginsoft range from mechanical and structural engineering to optimization in fields such as fluid dynamics, electromagnetism, multi-physics and more. Gino Perna, Head of ICT and HPC at Enginsoft commented that ‘it is this simulation expertise which is most effective for innovation on this architectural scale’.

MonetDBSolutions brings the knowledge of more than 3 decades of database research and industrial practices to the consortium,” stated Martin Kersten, Co-founder and CEO of MonetDB Solutions. “Through its open-source columnar database system MonetDB, MonetDB Solutions will showcase the applicability of the ExaNeSt platform for a broad scope of extremely compute intensive Business Intelligence and Big Data Analytics applications.”

Feeding huge amounts of data efficiently in an architecture of Exascale proportions will be enabled through the core expertise of Fraunhofer ITWM. Bernd Lietzow of Fraunhofer noted that “Within the framework of the project, Fraunhofer ITWM contributes to the focus area of developing a highly scalable I/Oapproach based on Fraunhofer’s parallel file system BeeGFSas a core component.”

Daniel Raho, R&D Director of Virtual Open Systems, said: “Thanks to ExaNeSt, Virtual Open Systems will push HPC-specific virtualization technology to the Exascale level, to enable users and maintainers to cope with the unprecedented size of the system.”

Giuliano Taffoni, the project principal investigator at INAF, commented: “INAF’s astrophysical codes will contribute to the design and testing of the network and storage infrastructure. In turn, access to ExaNest prototype resources will offer a unique opportunity for computational cosmology to execute complex simulations of our Universe with unprecedented resolution.”

In terms of building high speed interconnects for the immensity of Exascale platforms, Piero Vicini, leader of the INFN team, said: “The ExaNeSt prototype will allow us to explore and validate innovative architectural solutions required to speed-up the execution of our large-scale scientific applications which includes a simplified model of human brain function.”

A broad range of expertise in the design of communication infrastructure is also being supplied by the University of Manchester. Javier Navaridas, Lecturer at the University of Manchester said: “Computing systems of the magnitude confronted by ExaNeSt feature highly challenging communication demands which cannot be complied with using current off-the-self technologies, therefore we will use our core expertise to produce an efficient, high performance communication infrastructure.”

Javier Marti, Director of NTC, and Julio Sahuquillo, member of the GAP research group, commented: “UPV will explore and analyse the proper state-to-date photonic and optical link technologies at different levels of the Exascale platform.”

  • ExaNeSt collaborates with other European R&D projects and partners, including:
  • EuroServer,which developed the underlying efficient communication between ARM processors;
  • ExaNoDe,which focuses on ARM based microserver HPC computer design;
  • ECOSCALE,which develops programmable-hardware accelerators for specialized computations;
  • Kaleao, a newly incorporated company involved in the productisation of resulting hardware technologies that are usable and cost-effective for everyone.
  • Xilinx, providing FPGA technology and flexible high speed communication.
  • Micron, for advanced low power memory and storage technology.

With the core technologies of its partners and collaborators, ExaNeSt is anticipated to complete its first straw man prototype in 2016, a full prototype in 2018, and will inevitably leave a trail of innovation in its path.

Sign up for our insideHPC Newsletter

Resource Links: