- Reduction of the number of control lines per cat qubit.
- Reduction of the readout lines per cat qubit.
- Increase the number of analog ports per rack, dividing by 3 the footprint of control electronics.
- Increase control lines per cryostat using next generation cabling technology.




