Sign up for our newsletter and get the latest big data news and analysis.

Video: The Cray Shasta Architecture for the Exascale Era

Steve Scott from HPE

In this video from the Rice Oil & Gas Conference, Steve Scott from HPE presents: The Cray Shasta Architecture – Designed for the Exascale Era.

With the announcement of multiple exascale systems, we’re now entering the Exascale Era, marked by several important trends. CMOS is nearing the end of its roadmap, leading to hotter and more diverse processors as architects chase performance through specialization. Organizations are dealing with ever larger volumes of data, stressing storage systems and interconnects, and are increasingly augmenting their simulation and modeling with analytics and AI to gain insight from this data. And users and administrators are demanding flexible, cloud-like software environments that let them flexibly manage their systems, and develop and run code anywhere. While these issues are most acute in extreme scale HPC systems, they are becoming increasingly relevant across the broader enterprise. This talk provides an overview of the Cray Shasta system architecture, which was motivated by these trends, and designed for this new heterogeneous, data-driven world.

Steve Scott is SVP, Senior Fellow, & CTO at Hewlett Packard Enterprise. Steve was the chief architect of several supercomputers and interconnects at Cray, which he joined in 1992. He became CTO in 2004, departing in 2011 to spend two years as CTO of Nvidia’s Tesla business unit and one year as a Principal Engineer in Google’s Platforms group, returning to Cray in 2014. A noted expert in high-performance computer architecture and interconnection networks, Steve holds 42 US patents in the areas of interconnects, coherence mechanisms, synchronization, and parallel architectures. He received the 2005 ACM Maurice Wilkes Award and the 2005 IEEE Seymour Cray Computer Engineering Award, and is a Fellow of the ACM and the IEEE. Steve earned a BS in electrical and computer engineering, and a Masters and PhD in computer architecture, all from the University of Wisconsin Madison.

Check out our insideHPC Events Calendar

Resource Links: