Sign up for our newsletter and get the latest HPC news and analysis.
Send me information from insideHPC:

Are You Ready for the Exascale Era? Find Out at SC19

As we head into the biggest supercomputing event of the year, all eyes are on exascale. The frontrunners in the race to exascale, including our friends over at Altair, will convene at SC19 in Denver this November to share updates, address challenges, and help paint the picture of an exascale-fueled future for HPC.

Cray and Fujitsu to bring Game-Changing Arm A64FX Processor to Global HPC Market

Today Cray and Fujitsu announced a partnership to offer high performance technologies for the exascale era. Under the alliance agreement, Cray is developing the first-ever commercial supercomputer powered by the Fujitsu A64FX Arm-based processor with high-memory bandwidth (HBM) and supported on the proven Cray CS500 supercomputer architecture and programming environment.

Interview: Advancing HPC in the UK in the Age of Brexit

In this special guest feature, Robert Roe from Scientific Computing World interviews Mark Parsons on the strategy for HPC in the UK. “We are not part of EuroHPC, so we are not going to have access to the exascale systems that appear in Europe in 2023, they will also have some very large systems in 2021, around 150 to 200 Pflop systems, and we will not have access to that which will have a detrimental effect on our scientific and industrial communities ability to use the largest scale of supercomputing.”

European Processor Initiative Reaches Important Milestones in First Year

The European Processor Initiative (EPI) has announced the completion of important milestones in its first year. “The first-generation chip family, named Rhea, will include Arm ZEUS architecture general purpose cores and prototypes of high energy-efficient accelerator tiles: RISC-V based (EPAC), Multi-Purpose Processing Array (MPPA), embedded FPGA (eFPGA) and cryptography HW engine. First Rhea chips will be fabricated in N6 technology aiming at the highest processing capabilities and energy efficiency.”

New Cray ClusterStor E1000 to Power Exascale Workloads

Today Cray unveiled its Cray ClusterStor E1000 system, an entirely new parallel storage platform for the Exascale Era. “As the external high performance storage system for the first three U.S. exascale systems, Cray ClusterStor E1000 will total over 1.3 exabytes of storage for all three systems combined. ClusterStor E1000 systems can deliver up to 1.6 terabytes per second and up to 50 million I/O operations per second per rack – more than double compared to other parallel storage systems in the market today.”

HPC Framework Blocks to Ease Programming of Exascale Supercomputers

Researchers are beginning a three-year cross-institute project that aims to lower the barrier to entry for software engineers developing new high-performance applications on large scale parallel systems. “The team of researchers plan to combine user insights, new compiler optimizations, and advanced runtime support to create the PAbB framework which will ultimately create building blocks of parallel code for heterogeneous environments to use across a number of applications from computational science and data science.”

How Data and Computing Can Change Medicine in the Exascale Era

In this video, Gina Tourassi from ORNL explains how data and computing is changing medicine. “Exascale computing infrastructure such as Frontier will be the paradigm shift because we can bring all of the data together and analyze it in a time efficient way,” said Tourassi.

A64fx: A Game Changing, HPC / AI Optimized Arm CPU for Exascale

Satoshi Matsuoka from Riken gave this talk at Linaro Connect 2019. “Fugaku is the flagship next generation national supercomputer being developed by Riken R-CCS and Fujitsu in collaboration. Fugaku will have hyperscale datacenter class resource in a single exascale machine, with more than 150,000 nodes of sever-class Fujitsu A64fx many-core Arm CPUs with the new SVE (Scalable Vector Extension) with low precision math for the first time in the world, accelerating both HPC and AI workloads, augmented with HBM2 memory paired with each CPU, exhibiting nearly a Terabyte/s memory bandwidth for both HPC and AI rapid data movements.”

SC19 Session Preview: Whither Advanced Scientific Computing After Exascale Is Achieved?

“The goal of this BoF is to discuss the landscape for advanced scientific computing after the United States achieves the exascale milestone. What are possible future breakthroughs? What are promising computing and mathematics research directions? How do we organize people and resources to move forward? How do we sustain and broaden the impact of exascale technology? These questions will be introduced by members of a task force that is studying beyond the Exascale Computing Project.”

Designing Scalable HPC, Deep Learning, Big Data, and Cloud Middleware for Exascale Systems

DK Panda from Ohio State University gave this talk at the UK HPC Conference. “This talk will focus on challenges in designing HPC, Deep Learning, Big Data and HPC Cloud middleware for Exascale systems with millions of processors and accelerators. For the HPC domain, we will discuss about the challenges in designing runtime environments for MPI+X (PGAS – OpenSHMEM/UPC/CAF/UPC++, OpenMP, and CUDA) programming models by taking into account support for multi-core systems (Xeon, ARM and OpenPower), high-performance networks, and GPGPUs (including GPUDirect RDMA).”