Sign up for our newsletter and get the latest HPC news and analysis.

Interview: Advancing Computational Chemistry with NWChem

Karol Kowalski, Capability Lead for NWChem Development at PNNL

“The notion of High Performance Computing is evolving over time. So what was deemed a leadership class computer five years ago is a little bit obsolete. We are talking about the evolution not only in the hardware but also in the programming models because there are more and more cores available. Orchestrating the calculations in the way that can effectively take advantage of parallelism takes a lot of thinking and a lot of redesign of the algorithms behind the calculations.”

John Barr on the Power and the Processor

John Barr

In this special guest feature from Scientific Computing World, John Barr surveys the technologies that will underpin the next generation of HPC processors and finds that software, not hardware, holds the key.

Video: Micron Showcases Automata Processor for Big Data

automata

“By providing a fundamentally new and powerful technology, plus the tools to operate and program it, Micron is providing developers and customers an entirely new way to power their innovation,” said Paul Dlugosch from Micron. “The Automata Processor and SDK will provide a new alternative for implementing very high levels of hardware parallelism without the complexities associated with von Neumann-style architectures.”

Video: APU Clusters and “Watts” Powering the Future of HPC

phil

Penguin Computing just announced the Altus Altus 2a30, a building block for the first application optimized accelerated processing unit (APU) clusters, making seamless GPU and CPU memory sharing on clusters a reality based on heterogeneous system architecture (HSA) from AMD. The shared memory capability involves very lightweight context switches to switch instantaneously between the GPU and CPU, whichever code runs best at a given moment.

One Stop Systems Demos High Density Compute Accelerator with Intel Xeon Phi

one stop

Today One Stop Systems, Inc. (OSS) announced a demonstration of the first optical PCIe interface board with MXC connectors at SC14. Now x8 PCIe 3.0, operating at 64Gb/s, can be transmitted over state-of-the-art MXC passive optical cables, offering data centers a huge advantage in cost and performance.

Radio Free HPC Takes a Hard Look at the Two 2017 Coral Supercomputers

bubble

In this video, the Radio Free HPC team meets at SC14 in New Orleans to discuss the recent news that Nvidia & IBM will build two Coral 150+ Petaflop Supercomputers in 2017 for Lawrence Livermore and Oak Ridge National Laboratories. The two machines will feature IBM POWER9 processors coupled with Nvidia’s future Volta GPU technology. NVLink will be a critical piece of the architecture as well, along with a system interconnect powered by Mellanox.

An Open Letter from Intel’s Raj Hazra: Entering the Era of Code Modernization

Raj_Hazra

In this introduction letter to the Print ‘n Fly Guide to SC14 New Orleans, Intel’s Raj Hazra describes the grand challenge of code modernization that faces the HPC community.

Interview: Celebrating Year One of Intel Parallel Computing Centers

bob

With ever-increasing parallelism in today’s processors, the need for code modernization is becoming more and more evident to organizations that need to compute to compete. Intel has responded to this dilemma by sponsoring Intel Parallel Computing Centers (Intel PCCs) around the globe. With an emphasis on doing modernization in an open, standard fashion that enables the best ROI, the Intel PCC program has shown remarkable progress in its first year. To learn more, we caught up Bob Burroughs, Director of Technical Computing Ecosystem Enabling at Intel.

Intel Xeon Phi Takes DownUnder GeoSolutions to New Depths

one

Use of the Intel Xeon Phi coprocessors has allowed DUG to quickly adapt its existing code and pass this value on to its customers. Overall, the new environment provides DUG with an added compute capacity of roughly six peak petaflops.

Seismic Code Modernization Yields Petascale Performance and Gordon Bell Award Nomination

images

The Gordon Bell Prize is one of the highest honors in high performance computing. For 2014, a collaborative research project co-led by Michael Bader from Technische Universität München (TUM) and Christian Pelties from Ludwig-Maximilians-Universität München (LMU), both from Germany, and Alexander Heinecke of Intel, has been nominated for their groundbreaking code modernization work with SeisSol, a scientific software package that provides numerical simulation of seismic wave phenomena.