MailChimp Developer

Sign up for our newsletter and get the latest HPC news and analysis.
Send me information from insideHPC:


Students: Apply for International Summer School on HPC Challenges by Feb. 15

The deadline is just one week away for Students to apply for the International Summer School on HPC Challenges in Computational Sciences. “Graduate students and postdoctoral scholars from institutions in Canada, Europe, Japan and the United States are invited to apply for the seventh HPC Summer School, to be held June 26 to July 1, 2016, in Ljubljana, Slovenia. The summer school is sponsored by the Extreme Science and Engineering Discovery Environment (XSEDE) with funds from the U.S. National Science Foundation, Compute/Calcul Canada, the Partnership for Advanced Computing in Europe (PRACE) and the RIKEN Advanced Insti­tute for Computational Science (RIKEN AICS).”

Call for Contributions: Hot Chips 2016

hotchipsThe Hot Chips 2016 conference has issues its Call for Proposals. The event takes place August 21-23 in Cupertino, California. “Presentations at HOT CHIPS are in the form of 30 minute talks using PowerPoint or PDF. Presentation slides will be published in the HOT CHIPS Proceedings. Participants are not required to submit written papers, but a select group will be invited to submit a paper for inclusion in a special issue of IEEE Micro.”

Watson for President Foundation Explores AI as Commander-in-Chief

If the current set of Presidential candidates has you down, the Watson for President Foundation may just have an answer for you. As an independent organization not affiliated with Watson’s creator, IBM, the foundation contends that the artificial intelligence technology that won Jeopardy! would be well-suited to be the leader of the free world.

Video: AMD’s next Generation GPU and High Bandwidth Memory Architecture

“HBM is a new type of CPU/GPU memory (“RAM”) that vertically stacks memory chips, like floors in a skyscraper. In doing so, it shortens your information commute. Those towers connect to the CPU or GPU through an ultra-fast interconnect called the “interposer.” Several stacks of HBM are plugged into the interposer alongside a CPU or GPU, and that assembled module connects to a circuit board. Though these HBM stacks are not physically integrated with the CPU or GPU, they are so closely and quickly connected via the interposer that HBM’s characteristics are nearly indistinguishable from on-chip integrated RAM.”

Ellexus Launches Mistral Software for Balancing Shared Storage across HPC Clusters

Today Ellexus in the UK announced the release of Mistral, a “ground breaking” product for balancing shared storage across a high performance computing cluster. Developed in collaboration with ARM’s IT department, Mistral monitors application IO and cluster performance so that jobs exceeding the expected IO thresholds can be automatically identified and slowed down through IO throttling.

Video: Meet IME – The World’s First Burst Buffer

“DDN’s IME14K revolutionizes how information is saved and accessed by compute. IME software allows data to reside next to compute in a very fast, shared pool of non-volatile memory (NVM). This new data adjacency significantly reduces latency by allowing IME software’s revolutionary, fast data communication layer to pass data without the file locking contention inherent in today’s parallel file systems.”

Video: Altera’s Stratix 10 – 14nm FPGA Targeting 1GHz Performance

In this video from the 2015 Hot Chips Conference, Mike Hutton from Altera presents: Stratix 10 Altera’s 14nm FPGA Targeting 1GHz Performance. “Stratix 10 FPGAs and SoCs deliver breakthrough advantages in performance, power efficiency, density, and system integration: advantages that are unmatched in the industry. Featuring the revolutionary HyperFlex core fabric architecture and built on the Intel 14 nm Tri-Gate process, Stratix 10 devices deliver 2X core performance gains over previous-generation, high-performance FPGAs with up to 70% lower power.”

Job of the Week: Information Technologist at ICER at Michigan State

ICER at Michigan State is seeking an Information Technologist in our Job of the Week. “As a joint appointment between Michigan State University’s Information Technology Services and the Institute for Cyber-Enabled Research, the storage server administers computer storage clusters totaling a few nodes, including high speed Ethernet network interconnections. The position will involve Linux systems administration and working in a team environment with systems administrators, programmers, and research specialists to support the university’s research computing needs; will deploy and test new systems and services; will monitor, diagnose, support, and upgrade existing services (using the technologies described in the ‘Desired Qualifications’ section); will work with staff to document internal and external procedures; will develop, expand, and implement tools and scripts to facilitate administration ; will work with users on how to use object-oriented Ceph-based systems.”

Agenda Posted for HPC User Forum in Tucson, April 11-13

IDC has published the agenda for their next HPC User Forum. The event will take place April 11-13 in Tucson, AZ. “Don’t miss the chance to hear top experts on these high-innovation, high-growth areas of the HPC market. At this meeting, you’ll also hear about government initiatives to get ready for future-generation supercomputers, machine learning, and High Performance Data Analytics.”

Auburn University Launches Hopper Supercomputer from Lenovo

Today Auburn University unveiled its new $1 million supercomputer that will enhance research across campus, from microscopic gene sequencing to huge engineering tasks. The university is also initiating a plan to purchase a new one every few years as research needs evolve and expand.