Sign up for our newsletter and get the latest HPC news and analysis.


Preparing for Advanced Manycore Architectures – and Implications on the Interconnect

Katie Antypas,
Services Department Head, National Energy Research Scientific Computing Center, Lawrence Berkeley National Laboratory

In this video from the 2015 OFS Developer’s Workshop, Katie Antypas from LBNL describes preparations for the Cori supercomputer. “We need to emphasize here that the Knights Landing processor is self-hosted, and so that means it’s not an accelerator. It’s not a coprocessor and the particular kernel processor that will be having for NERSC-8, will have more than 60 cores and it will have multiple hardware threads for the core. That’s a lot, right? Having 60 cores per node with multiple hardware threads. That a significant increase from both our Hopper and Edison system, which has 24 cores each.”

ANSYS Modernizes Code for Intel Xeon Phi

ansys

Today ANSYS and Intel announced a collaboration to speed structural code on x86 processors.

Penguin Tundra Platform brings Open Compute Project to HPC

penguincomputing

Today Penguin Computing gave customers a peek at the future of increased customization and choice in high performance computing at the Open Compute Project Summit.

Video: The Future of the Intel Mic Architecture

James Reinders

In this video, Intel’s James Reinders and Vadim Karpusenko from Colfax International discuss the future of parallel programming and Intel MIC architecture products.

DownUnder GeoSolutions Dives Into Liquid Submersion Cooling

imgres

Today Green Revolution Cooling announced the latest installation of its CarnotJet System at the Australian geosciences company DownUnder GeoSolutions.

Video: Scientific Computing with Intel Xeon Phi Coprocessors

colfax

“This talk includes an overview of the present and future of the Intel Many Integrated Core architecture. I will illustrate the value proposition of Intel Xeon Phi coprocessors for scientific applications with case studies done at Colfax. Original training program will be featured, designed to help developers to get started with the MIC architecture.”

Cambridge University Turns to Xeon Phi

server_room

The University of Cambridge plans to transition their HPC workloads to Intel’s Xeon Phi co-processors. The deal will see Intel work along with Dell staff to upgrade the high performance infrastructure used to serve research departments within the university, working in areas such as genomics and astronomy, as well as a growing number of businesses with large compute demands.

University of Houston Installs Opuntia Cluster

cluster

The University of Houston (UH) is adding a new, state-of-the-art supercomputer to its arsenal of research tools. With 1860 compute cores, the new Opuntia cluster will be used primarily for scientific and engineering work. The acquisition of this new system marks the start of a new era of supercomputing not only for the University of […]

Intel Extends Collaboration with Barcelona Supercomputing Center

bsc

The Barcelona Supercomputing Center and Intel have renewed their collaboration research agreement at the Intel and BSC Exascale Laboratory in Barcelona. Now funded through 2017, the Intel and BSC Exascale Lab in Barcelona focuses on software and extraordinary levels of parallelism that will be needed to use future Intel-architecture-based supercomputers.

HPC News with Snark for the Week of Jan. 12, 2015

hatnews

The news has started to pile up this post-Holiday Season, so here is the HPC News with Snark for Friday, January 16, 2014. We’ve got podcasts on everything form self-driving cars to Data Breaches resulting from North Korean satire films. There’s even some big financial surprises from Intel.