Sign up for our newsletter and get the latest HPC news and analysis.
Send me information from insideHPC:


Stepping up Efficiency for Exascale with FPGAs at the LEGaTO Project

In this special guest feature from Scientific Computing World, Robert Roe writes that European researchers have developed a framework to boost the energy efficiency of CPU, GPU and FPGA resources. “Legato (Low Energy Toolset for Heterogeneous Computing) is one such project with the lofty aims of developing a programming framework to support heterogeneous systems of CPU, GPU and FPGA resources that can offload specific tasks to different acceleration technologies through its own runtime system.”

2020 Predictions from Radio Free HPC

In this podcast, the Radio Free HPC team lays out their tech predictions for 2020. “Henry predicts that we’ll see a RISC-V based supercomputer on the TOP500 list by the end of 2020 – gutsy call on that. This is a double down on a bet that Dan and Henry have, so he’s reinforcing his position. Dan also sees 2020 as the “Year of the FPGA.”

New Achronix Bittware FPGA Accelerator Speeds Cloud, AI, and Machine Learning

In October Bittware and Achronix announced a strategic collaboration with Achronix to introduce the S7t-VG6 PCIe accelerator product – a PCIe card sporting the new Achronix 7nm Speedster7t FPGA. This new generation of accelerator products offers a range of capabilities including low-cost and highly flexible GDDR6 memory that aims to offer HBM-class memory bandwidth, high-performance machine learning processors and a new 2D network-on-chip for high bandwidth and energy-efficient data movement.

European Processor Initiative Reaches Important Milestones in First Year

The European Processor Initiative (EPI) has announced the completion of important milestones in its first year. “The first-generation chip family, named Rhea, will include Arm ZEUS architecture general purpose cores and prototypes of high energy-efficient accelerator tiles: RISC-V based (EPAC), Multi-Purpose Processing Array (MPPA), embedded FPGA (eFPGA) and cryptography HW engine. First Rhea chips will be fabricated in N6 technology aiming at the highest processing capabilities and energy efficiency.”

Intel Ships First 10nm Agilex FPGAs with Integrated Arm Processors

Today Intel announced that it has begun shipments of the first Intel Agilex field programmable gate arrays (FPGAs) to early access program customers. In what may be a surprise to many, the F-Series variant of the chip family also provides the option to integrate a quad-core Arm Cortex-A53 processor to provide high system integration. “Intel FPGAs have provided Microsoft tremendous value for accelerating real-time AI, networking, and other applications/infrastructure across Azure Cloud Services, Bing, and other data center services.”

Video: Xilinx Unveils World’s Largest FPGA

Today Xilinx announced the expansion of its 16 nanometer (nm) Virtex UltraScale+ family to now include the world’s largest FPGA — the Virtex UltraScale+ VU19P. With 35 billion transistors, the VU19P provides the highest logic density and I/O count on a single device ever built, enabling emulation and prototyping of tomorrow’s most advanced ASIC and SoC technologies, as well as test, measurement, compute, networking, aerospace and defense-related applications.

Nimbix Launches HyperHub Catalog of Cloud-enabled Applications

Today HPC cloud provider Nimbix announced the launch of HyperHub, a point-and-click catalog of HPC and accelerated applications. With the new self-service marketplace, engineers and scientists can select from a growing ecosystem of prebuilt apps and workflows and run them on any device, cloud, or on-premises infrastructure, anywhere in the world. “By providing access to a growing catalog of consumable, run-anywhere apps, HyperHub enables engineers and scientists to shorten their time-to-value when tackling complex, compute-intensive tasks like simulation and AI. HyperHub’s open marketplace structure also encourages ISVs and partners to continue building and publishing additional high-quality HPC apps for these professionals to use.”

New Texascale Magazine from TACC looks at HPC for the Endless Frontier

This feature story describes how the computational power of Frontera will be a game changer for research. Late last year, the Texas Advanced Computing Center announced plans to deploy Frontera, the world’s fastest supercomputer in academia. To prepare for launch, TACC just published the inaugural edition of Texascale, an annual magazine with stories that highlight the people, science, systems, and programs that make TACC one of the leading academic computing centers in the world.

An Introduction to High Performance Computing

In this video, Bill Jenkins from Intel presents and introduction to High Performance Computing. “This online training will provide a high-level introduction to high performance computing, the problem it solves and the vertical markets it solves it in. Rather than focusing on the step by step, this training will educate into the concepts and resources available to perform the data analytics process and even also discuss where accelerators can be used.”

How FPGAs Provide Versatile Acceleration for HPE Servers

In this video from SC18 in Dallas, Osama Sarfaraz from HPE describes how the company is using Intel FPGA’s to deliver Programmability, Flexibility, and Upgradability for HPC users. “The FPGA is designed to actually be configured by a customer or designer after manufacturing; hence it is “field-programmable.” An FPGA offers high I/O bandwidth plus a fine-grained, flexible and custom parallelism, allowing it to be programmed for many different types of workloads, including Big Data analytics, financial services and deep learning.”