Sign up for our newsletter and get the latest HPC news and analysis.
Send me information from insideHPC:


Xilinx Establishes FPGA Adaptive Compute Clusters at Leading Universities

“We will build novel, experimental FPGA-centric compute systems and develop domain-specific compilers and system tools targeting high-performance computing. We will focus on several important application domains, including AI with deep learning, large-scale graph processing, and computational genomics.”

Cortical.io Taps FPGAs for Message Intelligence

Today Cortical.io announced Message Intelligence, an out-of-the-box solution that filters, classifies, and routes streams of messages in real time at a massive scale. “Combining the Cortical.io proven Semantic Folding method with FPGA-powered acceleration from Xilinx, Cortical.io Message Intelligence is a purpose-built appliance, easily installed and configured. It provides human-level accuracy in filtering and classifying messages, enabling businesses to more quickly process and respond to messages of any kind and also mitigate legal risks.”

Rugged COTS Platform Takes On Fast-Changing Needs of Self-Driving Trucks

This white paper by Advantech, “Rugged COTS Platform Takes On Fast-Changing Needs of Self-Driving Trucks” discusses how the fast-changing needs of autonomous vehicles are forcing compute platforms to evolve. Advantech and Crystal Group are teaming up to power that evolution based on AV trends, compute requirements, and a rugged COTS philosophy converging for breakthrough innovation in self-driving truck designs.

BittWare Introduces New TeraBox FPGA Accelerated Edge Server

Today BittWare introduced their new TeraBox 200DE edge server. The TeraBox series of certified server platforms feature the latest FPGA accelerators enabling customers to develop and deploy quicker with reduced risk and cost. “Working with Dell OEM for many years, we learned about the PowerEdge XE2420 and jumped at the chance to qualify our latest generation of FPGA accelerators. The combination has resulted in the TeraBox 200DE, the first enterprise-class FPGA edge server purpose-built for harsh environments and complex, compute-intensive workloads.”

EPEEC Project Fosters Heterogeneous HPC Programming in Europe

The European Programming Environment for Programming Productivity of Heterogeneous Supercomputers (EPEEC) is a project that aims to combine European made tools for programming models and performance tools that could help to relieve the burden of targeting highly-heterogeneous supercomputers. It is hoped that this project will make researchers jobs easier as they can more effectively use large scale HPC systems.

Intel Commits $50 Million to Pandemic Response Technology Initiative

Today, Intel pledged an additional $50 million in a pandemic response technology initiative to combat the coronavirus through accelerating access to technology at the point of patient care, speeding scientific research and ensuring access to online learning for students. Included in Intel’s effort is an additional innovation fund for requests where access to Intel expertise and resources can have immediate impact. “We hope that by sharing our expertise, resources and technology, we can help to accelerate work that saves lives and expands access to critical services around the world during this challenging time.”

Xilinx Alveo U50 Accelerator Cards come to Nimbix Cloud with Broad Application Support

Today Nimbix announced the availability of Xilinx Alveo U50 Accelerator Cards on the Nimbix Cloud. “Nimbix has paved the way for FPGA-accelerated cloud computing and today leads with the broadest portfolio of cloud FPGA solutions in the industry,” said Steve Hebert, CEO of Nimbix. “The availability of U50 accelerators in the Nimbix Cloud and JARVICE XE are helping ISVs and developers bring new applications and solutions to market in the cloud.”

Ayar Labs, DARPA and Intel Replace Electronic I/O with Efficient Optical Signaling

Researchers from Intel and Ayar Labs working on PIPES have successfully replaced the traditional electrical input/output (I/O) of a state-of-the-art field programmable gate array (FPGA) with efficient optical signaling interfaces. The demonstration leverages an optical interface developed by Ayar Labs called TeraPHY, an optical I/O chiplet that replaces electrical serializer/deserializer (SERDES) chiplets. “FPGAs with photonic interfaces will have broad impact, improving high-performance computing, artificial intelligence, large-scale emulation, and DoD-specific capabilities such as advanced radars.”

Xilinx Announces Versal Premium ACAP for Network and Cloud Acceleration

Today Xilinx announced Versal Premium, the third series in the Versal ACAP portfolio. The Versal Premium series features highly integrated, networked and power-optimized cores and the industry’s highest bandwidth and compute density on an adaptable platform. Versal Premium is designed for the highest bandwidth networks operating in thermally and spatially constrained environments, as well as for cloud providers who need scalable, adaptable application acceleration.

Xilinx SmartNIC Accelerates Network, Storage, and Compute on Single Device

Today Xilinx announced the industry’s first SmartNIC platform delivering true convergence of network, storage and compute acceleration functions on a single device. “The U25 combines a highly optimized SmartNIC platform with a powerful and flexible FPGA-based engine that supports full programmability and turnkey accelerated applications. The U25 delivers a comprehensive SmartNIC platform to address the industry’s most challenging demands and workloads such as SDN, virtual switching, NFV, NVMe-oF, electronic trading, AI inference, video transcoding, and data analytics.”